OpenAI Unveils Jalapeno AI Chip With TSMC 3nm Process, Targets 50% Cost Reduction

OpenAI and Broadcom unveiled Jalapeno, a custom AI inference processor designed with AI model participation, employing TSMC's 3-nanometer technology. According to Broadcom CEO Chen Fu-Yang, Jalapeno's compute performance matches Nvidia's Blackwell and Google's TPU, with early tests showing significantly better power efficiency than current market alternatives and potential 50% reduction in large model inference costs.

The chip's 9-month development cycle—half the industry's typical 18-24 month timeline—marks a record driven by AI engineers' participation in circuit design and architecture optimization. Jalapeno is slated for batch deployment by end-2026, targeting 10GW-scale deployment capacity.

Disclaimer: The information on this page may come from third-party sources and is for reference only. It does not represent the views or opinions of Gate and does not constitute any financial, investment, or legal advice. Virtual asset trading involves high risk. Please do not rely solely on the information on this page when making decisions. For details, see the Disclaimer.
Comment
0/400
No comments